A new Stochastic Computing (SC) circuit design paradigm for image processing system is presented in this work. Two improved SC computational functions are derived, which are namely the stochastic scaled addition and stochastic absolute value of difference. Data correlation is also incorporated in the design for effective circuit size reduction without imposing accuracy degradation in the hardware implementations. The proposed SC functions are next employed to design the new and lightweight Sobel edge detection. Experimental results obtained from detailed test analysis have proven that new implementation has satisfactory accuracy level and higher fault tolerance capability in comparison with their conventional counterparts. The works proposed are also implemented on an Altera Cyclone V 5CGXFC7D6F31C6 FPGA for hardware complexity evaluation.
Introduction
Stochastic computing (SC) [1] was first introduced several decades ago and it has recently gained a fair amount of attentions in the integrated circuit (IC) design community. This technique, which incorporates elements from probability theory, has proven to be able to handle computation uncertainties in a more effective and efficient manner [2] . Thus, it emerges as an unconventional and non-deterministic computational technique with high fault tolerance [3] , [4] . Furthermore, SC is particularly attractive in IC design as it requires low complexity computation blocks. In general, SC is seen as a promising alternative in comparison to its conventional binary computing counterpart, which usually has a higher computational cost.
Though SC has been known for decades, very few physical realizations have been proposed. Initially, SC applications were limited to the field of neural networks [5] and machine controls [6] . Until recent years, it was discovered that SC efficiently simplifies some mathematical functions which are computational expensive in binary computation. These functions can be efficiently approximated using stochastic logic with minimal hardware requirements and without significant accuracy degradation. Ever since, SC implementation has been extended to image processing [7] - [9] , error control coding applications [10] and digital filter design [11] - [14] .
The main contributions of this work are three-folds. First, we presented the improved designs for Stochastic multiplication in bipolar format is clearly a logical XNOR operation between input bit-streams, X 1 and X 2 in digital circuit. For unipolar format, the multiplication is performed using a logical AND operation instead. Stochastic multiplier for both unipolar and bipolar formats are as depicted in Fig. 2 . In general, by using SC, arithmetic functions can be efficiently computed through simple circuit using standard logic elements. In term of hardware realizations, stochastic multiplication is implemented using XNOR (or AND) gate and multiplexer is used to compute stochastic scaled addition. In addition, computational data represented in stochastic sequences resulted in high fault tolerance level as they are less susceptible towards bit-flipping errors. Hence, it is evident that SC circuit design is hardware cost-effective with high fault tolerance.
SC-unipolar
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Fig. 2. Stochastic multiplier for
Addition in SC is performed using a special operation, termed as scaled addition. The addition is scaled such that the value always lies between the probability interval [0, 1]. With S is a constant scale, the sum of two independent stochastic bit-streams X 1 and X 2 , Y, is defined as, Thus, multiplexer with conditional select line S, set as P(S) = 1/2 can be used to realize the scaled addition of two stochastic bit-streams in digital circuit. Subtraction in SC is similar to the adder except that the stochastic scaled substractor requires an additional inverter and this only feasible in SC-bipolar format. Both the stochastic scaled adder and scaled substractor are illustrated in Fig. 3 .
However, based on the conventional belief, SC hardware circuits will only perform properly when the computational data are uncorrelated. In the next section, this issue will be addressed and analyzed in detail. 
Data Correlation in SC Circuit Implementation
One of the concerns in SC circuit design is that the accuracy of the systems is affected by the correlation of its computational data. Based on the common understanding stated in the literature, the accuracy level of the SC circuit tends to degrade significantly even when the data are moderately correlated. Technically, correlation in the data bit streams alters the expected output of a stochastic logic circuit.
Such implication can be clearly observed in stochastic multiplication. For instance, multiplication of two identical (massively correlated) stochastic input sequences X and Y produces an output Z, with its probability as P x , instead of the desired product P x P y . Similar error occurs upon the multiplication of two stochastic input sequences X and Y which happen to be the inverse of one another. This produces a stream of zeros as the output, Z. Both examples are as depicted in (b) and (c) in Fig. 4 . The real context of data correlation and its effect in SC remained unclear until the recent work reported by [15] , [16] . Both studies have performed an in-depth analysis of SC circuit with correlated data. The study by Parhi et. Al has precisely reported the closed form output expressions for stochastic logic elements [15] . The findings showed that the expressions derived using logical AND gates deviate between the correlated and uncorrelated input data. This explains the accuracy degradation that occurs during the realization of stochastic multiplication using AND gate. The study further reported that multiplexer, on the other hand, shows no output deviation in both correlated and uncorrelated data.
Therefore, unlike stochastic multiplication, data correlation would not degrade the computational accuracy in stochastic scaled addition, which is implemented using multiplexer (refer Fig. 5 ). Furthermore, the work by Alaghi and Hayes has also stated that correlation is not always harmful in SC circuits [16] . The authors proved that correlation in SC data can actually be exploited for better SC circuit designs. These new findings defy conventional understandings and provide insight for further enhancement and optimization in SC circuit implementations. In this work, we attempt to design new stochastic scaled adder/subtractor, that will be suitable for image processing applications. These computations are namely the stochastic scaled addition and stochastic absolute value of difference. While stochastic scaled subtraction is basically the same as the stochastic scaled addition (only having one input's polarity inverted), both operations will be referred as stochastic scaled addition from this point onwards.
In the consecutive sections, we will first discuss the implementation issues of the above-mentioned functions in stochastic circuits which are followed by the proposed solutions
Stochastic Scaled Addition
As discussed in Section 2, addition is performed as scaled addition in SC, which is realized using multiplexer in hardware implementation. Consider a set X of four inputs as {X 1 , X 2 , X 3 , X 4 }. Its summation Y using SC is derived as follows.
Y sc in both (1) and (2) presents the conventional stochastic scaled addition. In order to retain the value in the probability interval of [0, 1] the summation value has to be scaled down accordingly. The scaled addition in hardware implementation can be performed in two approaches as described in (1) and (2) where the difference only lies in the number and the size of the multiplexers needed (refer Fig. 6 ). The prior requires single 4-1 multiplexer where the latter uses three but smaller size 2-1 multiplexers. The combinatorial circuit resultant from (2) will be in the form of tree structure and hence shorter in its critical path. In term of functionality, both architectures performed the same computation. scaling is achieved through the multiplexer with the scaling factor controlled by the selection line. Therefore, should there be a large amount of summations to be performed in SC, the amount multiplexers required will be increased as well. Take note that a single 2-1 multiplexer is comprised of 2 AND, 1NOT and 1 XOR gates, while a single 4-1 multiplexer is made up of 4 AND, 4 NOT and 3 XOR gates. Subsequently, this will become a problem in lightweight applications if massive simultaneous additions are required.
New Stochastic Scaled Addition 4.1.
In this work, we proposed a new stochastic scaled addition which does not require any multiplexer. Using the previous example and given that n = N/4, the scaled addition can be further factored as the following.
Using the superposition principle, the conventional stochastic scaled addition can be written as Y newSC in (3). With that, the scaling is performed prior to addition and this is illustrated in the following example. Given a set X of four inputs, {X 1 , X 2 , X 3 , X 4 } as {28, 4, 12, 16}, their correspondent representation SC-bipolar format, {P(X 1) , P(X 2 ), P(X 3 ), P(X 4 )} will be denoted as { 
International Journal of Computer Electrical Engineering
The proposed computation can be directly applied to the additions that appeared at the upfront of digital circuits. This is where the additions are required to perform first on the system's inputs. In this case, the scaling is done directly on the binary inputs prior to SNG conversion. Scaling by ½ in binary sequence is a binary right shift. Thus it is much simpler compared to using a multiplexer in SC.
Furthermore, as a result of the scaling, the initial N-bits inputs are reduced in size to N-1 bits. Hence, the complexity of the required SNG modules will be reduced accordingly as the length of the stochastic sequence is now 2 N-1 bits (instead of 2 N bits). Addition will eventually become as simple as concatenating both stochastic sequences of 2 N-1 bits to produce an output sequence of original length, 2 N bits.
In any other part of the SC circuit, the proposed scaled addition can be implemented with a slight modification. The difference now is that the inputs to the additions are stochastic sequences instead of primary binary inputs. Therefore, scaling by binary right shifting is no longer feasible. However, correlation can be exploited to the good use in this case.
As discussed in Section 3 (refer Fig. 5 ), scaled addition using multiplexer works equally effective for both correlated and uncorrelated computational data. While the input stochastic sequences are in correlated form, the scaling can be done by simply sampling the alternate bits from both sequences. This measure can be easily deployed in hardware as it only requires re-wiring without any additional hardware. Both the sequences of 2 N bits are sampled down to 2 N-1 bits and are concatenated to produce the addition output of 2 N bits.
The architectures of both of the proposed scaled addition are depicted in Fig. 7 . In this new stochastic scaled addition, the hardware required is significantly less than the conventional stochastic scaled addition. Multiplexer is no longer required to perform the scaling and the addition becomes just a mere bit stream concatenation. These new stochastic scaled additions are employed in digital Sobel edge detection, which will be presented in Section 6.
Stochastic Absolute Value of Difference
In stochastic computing, basic arithmetic operations such as addition, subtraction, multiplication and inversion can be conveniently implemented through combinational logic gates such as multiplexer, NOT and AND gates. Other operations such as computing an absolute value does not have a straightforward implementation in SC [9] . In [9] , the authors demonstrated that these stochastic computational elements can be implemented through FSM. This has unfortunately produced a relatively complicated and large sequential circuit to perform the absolute value of difference, even though it just a simple operation. 
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Similar to stochastic scaled addition in previous section, data correlation can be exploited for complexity reduction in SC circuit design [16] . To be precise, absolute value of difference of two correlated inputs can be computed by using a simple XOR gate, as shown in Fig. 8 . As an example, with X and Y are correlated inputs, the probability of the difference between X and Y is derived as P X -P Y if P X > P Y or else P Y -P X . In other words, the output by XOR-ing two correlated inputs produces |P Y -P X |. Take note that XOR fed with independent input produces a different function, P x (1-P y )+ P y (1-P x ).
This new stochastic absolute value of difference has been applied in an image processing algorithm, the edge detections, which is reported in [17] . The resulted circuit is demonstrated to be smaller than using the conventional stochastic absolute value of difference through FSM.
New Stochastic Absolute Value of Difference 5.1.
Stochastic absolute value of difference using FSM [9] involves a significant amount of hardware resources (registers). Thus, the single XOR approach proposed in [17] is definitely a wiser selection for SC circuit design. Unfortunately, such exploitation is only feasible in SC-unipolar format. While several digital signal and image processing applications deal with real numbers data, SC-bipolar format is often needed (instead of SC-unipolar) in the overall SC circuit. Should the computation be required for SC-bipolar data, a conversion from bipolar to unipolar correlated data is required prior the operation and vice versa after the operation. As a result, this will impose an increase the hardware circuit size.
In this work, we propose a different architecture for stochastic absolute value of difference, which can be employed effectively for data in SC-bipolar format. The first step of the computation involves stochastic scaled addition, of which is presented in the previous section. The second and also the last step is to determine the absolute value of the summation. Table 1 shows an example of a list of real number with the precision of 3-bits and represented in SC-bipolar format. Based on listing given, we can observe that any positive real number, x, in SC-bipolar format has a probability P(x) ≥ ½ . Therefore, in term of hardware circuitry, the polarity of the bipolar stochastic sequence can be easily determined by using a binary counter. If the probability of a sequence x is found to be P(x) ≥ ½ . The sequence shall remain unchanged and this is also its absolute value. On the other hand, if P(x) < ½ is found instead, the absolute value of x can be computed by bit inverting the sequence. Therefore, given -x is a negative number, its absolute value in SC is denoted as P(-x) = 1-P(x).
In term of hardware cost, our proposed circuit requires additional binary counter in comparison to the absolute value of difference for SC-unipolar data reported in [17] . However, it is worth noting that the bit counting is operating concurrently with the addition of the stochastic sequences. Therefore, in term of computational performance, our proposed work is similar to the work in [17] . Upon the completion of stochastic addition (which also marks the end of the counting process), if the total number of '1' is larger than N/2, we can deduce the output sequence is positive and hence is also the final absolute value. Otherwise, a negative output sequence is determined and its absolute value can be easily derived by inverting the entire output bit sequence.
The proposed stochastic absolute value of difference is depicted in Fig. 9 and is also applied to Sobel edge detection, which will be explained further in the next section. Fig. 9 . The layout of the new stochastic absolute value of difference for correlated inputs in SC-bipolar format.
The Proposed Stochastic Sobel Edge Detection
Basic edge detection algorithms operate by performing the first-order derivatives of digital grey level images, which is computed by using the vertical and horizontal gradients, G x and G y . Precisely, an image gradient is determined by calculating the partial derivatives and of an image pixel f in position (x, y).
This can be obtained through the application of different type of masks around the pixel f. Prewitt and Sobel masks are by far the most common choices in digital image gradient computation and each offering different advantages. Prewitt is simpler in nature while Sobel, which is implemented in this work, is superior in noise removal. With the weighting at the central pixel in Sobel mask (refer Fig. 10 ), the gradients computation is as shown in (4) and (5). While the masks are used to derive gradients G x and G y , the most important quantity here is to find the magnitude of these gradients as described in (6) . This implementation is complex in hardware as it requires intensive computations, which are namely the squaring and square root operations. Alternatively, an approximation method which involved only derivation of the absolute value of difference and the summation of both the gradients are more commonly deployed such as stated in (7) . The new SC architectures proposed in Section 4.1 and Section 5.1 are employed in this work to design a novel stochastic Sobel edge detection.
The magnitude of the gradients, f in (7) using SC is generally derived as the following in (8) . Take note that each image pixel, Zn with precision level of 8-bits is coded in SC-bipolar format P n = P(Z n = 1). Using the new stochastic scaled addition, where the scaling is performed prior to addition, all the eight pixel entries for both horizontal and vertical gradients are scaled down by 1/16 prior to conversion into SC-bipolar format.
Such approach promotes a significant hardware saving as each of the scaled pixel is mapped to stochastic correlated stream of 24 = 16 bits. The conventional stochastic architecture, however, converts the 8-bit pixel entry to stochastic sequence of 2 8 = 256 bits stream. Not only that, the new architecture exploited data correlation in the computation and therefore the need of PRNG is no longer needed.
Furthermore, eight pixel entries of 16-bits correlated stochastic sequences are concatenated and form a stream of 128-bits sequence which represents the gradient value. The absolute value of each gradient can be easily determined from its probability value. If the gradient weightage is P(G) < 0.5, its absolute value is equivalent to the bit inverted of its stochastic sequence. Otherwise, the sequence stream shall remain unchanged. The process is performed using binary counter. Eventually, the absolute value of both gradients, G x and G y are again concatenated to produce a stochastic output sequence of 256-bits. In this approach, no multiplexer is required in the architecture and this enables further hardware cost saving. SC f P P P P P P P P P P P P P P P P 1  7  3  6  6  9  4  4  7  1  2  2  3  8  8  9   1  1  16 16 P P P P P P P P P P P P P P P P
The design of the above mentioned approach also is deduced in (9) and the architecture layout is as depicted in Fig. 11 . Overall, the new stochastic Sobel edge detection serves as a better alternative for the existing SC architecture reported in [9] and [17] . The work in [9] is complex with large sequential circuit using FSM and the approach in [17] is simple but requires several conversion modules, which also consumes large amount of hardware resources.
Further verification and validation of the proposed stochastic Sobel edge detection, as well as its implementation on hardware platform are also performed in this work. The experimental results deduced will be presented in detail in Section 7. 3  7  8  8  9  1  2  2   3  6  6  9  8  1  4  4 , ,
16 Fig. 11 . The architecture layout of the new proposed stochastic Sobel edge detection.
Experimental Result
For verification and validation purposes, the new stochastic Sobel edge detection is tested and implemented on hardware circuit. The accuracy of the design is verified through MATLAB simulation using different images. The result obtained is benchmarked with the MATLAB Sobel edge detection module. In addition, fault tolerance analysis is performed on both algorithms to testify their susceptibility towards soft errors. The hardware requirement of the proposed architecture and its performance in FPGA implementation are also deduced in this study.
Accuracy Analysis 7.1.
The results obtained from Sobel edge detection simulation using our new stochastic design and its conventional counterpart are shown in Fig. 12 . The simulation of the MATLAB edge detection algorithms is performed using 8-bits unsigned binary bits. Meanwhile, the simulation of our stochastic design is executed on 2 4 -bits SC-bipolar format but this comes with the precision level of 8-bits per image pixel, without using 2 8 -bits stochastic sequences. Such reduction is possible due to the scaled-before-addition approach, which is presented in Section 4.1.
Based on the obtained simulation results, it is proven that the accuracy performance in our stochastic Sobel edge detection is not degraded even though it consumes substantially fewer computational elements than the conventional method.
In this study, two fault tolerance analysis are performed on the proposed stochastic Sobel edge detection and the test results are compared with its conventional counterpart. The first testing is conducted by randomly injecting soft errors in the internal circuits and the corresponding average output error from each implementation is measured. The soft errors are injected into three different parts of the circuits; the computation of G x , G y and f respectively. This is done by randomly inflicting a substantial amount of bit-flip (ranging from 6% to 50%) in the internal circuit. In addition, various degree of bit-flipping errors are also injected randomly during the pixel processing and covering 5% to 50% of the entire image. Random bit-flipping is implemented by inserting XOR gates connected to a global random noise source, which is constructed using Linear Feedback Shift Register (LFSR) and a comparator.
The average output error deduced from both implementations under difference bit-flip and pixel error rates are tabulated in Table 2 . The calculation of the average output error, E, is shown in (10) [9] ;
where P is the output image of the implementation without injected noise, P' is the output image of the implementation under fault tolerance testing and H and W are the height and the width of the image respectively. In the case of 30% pixel error rate, the output images obtained from both implementations with various bit-flip error rate is depicted in Fig. 13 . 
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. 88 82 images is tested and the performance is compared with conventional computing. This testing is performed through simulation using an image with additive zero-mean Gaussian noise of various variance value. The output images from the testing are depicted in Fig. 14 and the average output error (using (10)) are summarized in Table 3 . detection has high fault tolerance compared to its conventional counterpart. In both cases, where the noise injection rate increases (in both the internal circuits and input cases), the conventional Sobel edge detection degrades rapidly. In the worst case scenario, the output image is no longer recognizable. On the contrary, our architecture is less susceptible towards noise and showing consistent accuracy level even as the error rate increases. Fig. 13 . Output images obtained from simulation using our new architecture and the conventional Sobel edge detection corresponding to pixel error rate of 30% and bit-flip error rate of 6%, 12%, 25% and 50%.
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In the second testing, the susceptibility of the new stochastic Sobel edge detection design toward noisy
Based on the result obtained in both testing, it is proven that the proposed stochastic Sobel edge 
Hardware Complexity 7.3.
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For hardware area evaluation, the proposed stochastic Sobel edge detection was implemented in Cyclone V 5CGXFC7D6F31C6 and synthesized using Quartus II 11.1. Having the architectures clocked at 100MHz, the timing analysis of the architectures is deduced using TimeQuest Timing Analyzer. The power consumption was estimated via PowerPlay Power Analyzer. The full hardware compilation result is summarized in Table 4 . 
Conclusion
New and improved stochastic computational functions; stochastic scaled addition and stochastic absolute difference of value are presented in this study. As opposed to the conventional belief in SC, our design incorporated data correlations to achieve efficient hardware cost reduction without jeopardizing the effectiveness of the original computations. For verification and validation, the proposed stochastic functions are implemented in an image processing system. As a result, an optimized stochastic Sobel edge detection is designed using the new stochastic scaled addition and stochastic absolute value of difference. Through the scaled-before-addition approach, multipliers are no longer required. Furthermore, the length of the stochastic sequence is reduced significantly. Unlike the previous works, the proposed stochastic absolute value of difference is applicable directly to SC-bipolar format. Despite of the hardware reduction, the experimental results have proven that the accuracy level of our design is on par with its conventional counterpart. Not only that, based on two fault tolerant testing, it is clear that our architecture is less susceptible towards soft errors insertions in the internal circuit and also towards noisy images.
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